

CMOS beyond Si: Nanometer-Scale III-V MOSFETs

J. A. del Alamo, X. Cai, J. Lin, W. Lu, A. Vardi, and X. Zhao

Microsystems Technology Laboratories
Massachusetts Institute of Technology

IEEE Bipolar/BiCMOS Circuits and Technology Meeting

Miami, FL, October 19-21, 2017

Acknowledgements:

- Students and collaborators: D. Antoniadis, E. Fitzgerald
- Sponsors: Applied Materials, DTRA, KIST, Lam Research, Northrop Grumman, NSF, Samsung, SRC
- Labs at MIT: MTL, EBL





Moore's Law at 50: the end in sight?

THE WALL STREET JOURNAL

Moore's Law Is Showing Its Age


The prediction about squeezing transistors onto silicon has been revised again.





Moore's Law


How far can Si support Moore's Law?




The problem:

Transistor scaling \rightarrow Voltage scaling \rightarrow Performance suffers

Supply voltage:




Transistor current density:



What can we do about this?

Moore's Law: it's all about MOSFET scaling

1. New device structures with improved scalability:





2. New materials with improved transport characteristics:

n-channel: Si → Strained Si → SiGe → InGaAs



p-channel: Si → Strained Si → SiGe → Ge → InGaSb

III-V electronics in your pocket!





Historical evolution: InGaAs High-Electron Mobility Transistor

Transconductance ($g_m = dl_D/dV_{GS}$):






InGaAs MOSFETs vs. HEMTs

Transconductance ($g_m = dl_D/dV_{GS}$):



InGaAs MOSFETs vs. HEMTs

Transconductance ($g_m = dI_D/dV_{GS}$):




Lin, EDL 2016

What happened here?

Atomic Layer Deposition (ALD) of gate oxide

ALD eliminates residual native oxides that pin Fermi level

→ “Self cleaning”




Huang, APL 2005

← Clean, smooth
interface without
native oxides

- First with Al_2O_3 , then with other high-K dielectrics
- First in GaAs, then in other III-Vs

Planar Si and InGaAs MOSFET Benchmark

n-MOSFETs in Intel's nodes at nominal voltage



Comparisons always fraught with danger...


Transconductance exceeds Si MOSFETs

InGaAs FinFETs




FinFETs


Bottom-up InGaAs FinFETs



Aspect-Ratio Trapping
Fiorenza, ECST 2010




Sun, VLSI Tech 2017



Waldron, VLSI Tech 2014

InGaAs FinFETs @ MIT




Key enabling technologies: $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ RIE + digital etch



- Sub-10 nm fin width
- Aspect ratio > 20
- Vertical sidewalls

Vardi,
DRC 2014,
EDL 2015,
IEDM 2015

InGaAs FinFETs @ MIT






Vardi, VLSI Tech 2016

Vardi, EDL 2016

- Si-compatible process
- Contact-first, gate-last process
- Fin etch mask left in place → double-gate MOSFET

Most aggressively scaled FinFET


$W_f=7$ nm, $L_g=30$ nm, $H_c=40$ nm (AR=5.7), EOT=0.6 nm:





Current normalized by $2 \times H_c$

At $V_{DS}=0.5$ V:

- $g_m=900$ $\mu\text{S}/\mu\text{m}$
- $R_{\text{on}}=320$ $\Omega \cdot \mu\text{m}$
- $S_{\text{sat}}=100$ mV/dec





L_g and EOT scaling ($W_f \sim 20$ nm)



Classical scaling with L_g and EOT



Fin-width scaling (EOT=0.6 nm)



- Non-ideal fin width scaling
- Sources:
 - High D_{it} ($\sim 5 \times 10^{12} \text{ cm}^{-2} \cdot \text{eV}^{-1}$)?
 - mobility degradation?
 - line edge roughness?

InGaAs FinFET benchmarking

g_m normalized
by fin width



- First InGaAs FinFETs with $W_f < 10$ nm
- Doubled g_m over earlier InGaAs FinFETs
- Short of Si FinFETs \rightarrow sidewall quality?


See latest
at IEDM
2017!

InGaAs Vertical Nanowire MOSFETs



VNW MOSFET

Vertical nanowire MOSFET: ultimate scalable transistor



Vertical NW MOSFET:

→ uncouples footprint scaling from L_g , L_{spacer} , and L_c scaling

InGaAs Vertical Nanowires @ MIT

Key enabling technologies:

- RIE = $\text{BCl}_3/\text{SiCl}_4/\text{Ar}$ chemistry
- Digital Etch (DE) = self-limiting O_2 plasma oxidation + H_2SO_4 or HCl oxide removal

- Radial etch rate=1 nm/cycle
- Sub-20 nm NW diameter
- Aspect ratio > 10
- Smooth sidewalls


Zhao, IEDM 2013

Zhao, EDL 2014

Zhao, IEDM 2014


RIE

+ 5 cycles DE




InGaAs VNW-MOSFETs by top-down approach @ MIT

Starting heterostructure:





n⁺: $6 \times 10^{19} \text{ cm}^{-3}$ Si doping



Top-down approach: flexible and manufacturable


VNW-MOSFET I-V characteristics: D=40 nm



Zhao, CSW 2017


Single nanowire MOSFET:

- $L_{ch} = 80 \text{ nm}$
- $3 \text{ nm Al}_2\text{O}_3$ (EOT = 1.5 nm)



Benchmark with Si/Ge VNW MOSFETs

Peak g_m of InGaAs ($V_{DS}=0.5$ V), Si and Ge VNW MOSFETs




- InGaAs competitive with Si
- Need to demonstrate VNW MOSFETs with $D < 10$ nm

InGaAs VNW Mechanical Stability for $D < 10$ nm

8 nm InGaAs VNWs after 7 DE cycles:

Yield = 0%




Difficult to reach 10 nm VNW diameter due to breakage

InGaAs VNW Mechanical Stability for $D < 10$ nm

Difficult to reach 10 nm VNW diameter due to breakage

Yield = 0%



Water-based acid is
problem:

Surface tension (mN/m):

- Water: 72
- Methanol: 22
- IPA: 23


Solution: *alcohol-based digital etch*

Alcohol-Based Digital Etch

8 nm InGaAs VNWs after 7 DE cycles:


Lu, EDL 2017

10% HCl in DI water
Yield = 0%



Radial etch rate: 1.0 nm/cycle

10% HCl in IPA
Yield = 97%




Radial etch rate: 1.0 nm/cycle

Alcohol-based DE enables $D < 10$ nm

D=5.5 nm VNW arrays


10% H₂SO₄ in methanol



90% yield



- H₂SO₄:methanol yields 90% at D=5.5 nm!
- Viscosity matters: methanol (0.54 cP) vs. IPA (2.0 cP)

InGaAs Digital Etch




First demonstration of $D=5$ nm diameter InGaAs VNW
(Aspect Ratio > 40)

Latest! D=15 nm InGaAs VNW MOSFET




Single nanowire MOSFET:

- $L_{ch} = 80 \text{ nm}$
- $2.5 \text{ nm Al}_2\text{O}_3$ (EOT = 1.3 nm)



Benchmark with Si/Ge VNW MOSFETs


Peak g_m of InGaAs ($V_{DS}=0.5$ V), Si and Ge VNW MOSFETs




Even better results at IEDM 2017!

Most aggressively scaled VNW MOSFET ever

InGaAs Vertical Nanowires on Si by direct growth




Vapor-Solid-Liquid (VLS) Technique




Selective-Area Epitaxy (SAE)

Riel, MRS Bull 2014





InAs NWs on Si by SAE





Riel, IEDM 2012

VNW MOSFETs: path for III-V integration on Si for future CMOS

Vertical nanowire MOSFET for 5 nm node



Yakimets, TED 2015
 Bao, ESSDERC 2014



30% area reduction in 6T-SRAM
 19% area reduction in 32 bit multiplier

Vertical NW:

→ power, performance and area gains w.r.t. Lateral NW or FinFET

Conclusions

1. Great recent progress on planar, fin and nanowire InGaAs MOSFETs
2. Device performance still lacking for 3D architecture designs
3. III-V Vertical-Nanowire MOSFETs: most likely architecture for future integration with Si
4. Many, MANY issues to work out:
sub-10 nm fin/nanowire fabrication, self-aligned contacts, device asymmetry, introduction of mechanical stress, V_T control, sidewall roughness, device variability, BTBT and parasitic HBT gain, oxide trapping, self-heating, reliability, NW survivability, co-integration on n- and p-channel devices on Si, interface states, metal routing, contact resistance $< 10^{-9} \Omega \cdot \text{cm}^2$, off-state leakage, TDDB, etc....